SEMICONDUCTOR

September 2001 Revised February 2002

# 74ALVCH162374 Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs

## **General Description**

**Ordering Code:** 

The ALVCH162374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable ( $\overline{\text{OE}}$ ) are common to each byte and can be shorted together for full 16-bit operation.

The ALVCH162374 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74ALVCH162374 is also designed with  $26\Omega$  series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceivers/transmitters.

The 74ALVCH162374 is designed for low voltage (1.65V to 3.6V)  $\rm V_{CC}$  applications with output compatibility up to 3.6V.

The 74ALVCH162374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

## Features

- 1.65V to 3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant control inputs and outputs
- Bushold data inputs eliminates the need for external pull-up/pull-down resistors
- 26Ω series resistors in outputs
- t<sub>PD</sub> (CLK to O<sub>n</sub>)

4.6 ns max for 3.0V to 3.6V V\_{CC} 5.4 ns max for 2.3V to 2.7V V\_{CC}

9.6 ns max for 1.65V to 1.95V V<sub>CC</sub>


Uses patented noise/EMI reduction circuitry
Latch-up conforms to JEDEC JED78

ESD performance:

Human body model > 2000V Machine model > 200V

J	-	
Order Number Package Number		Package Descriptions
74ALVCH162374T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



## Connection Diagram

			1
OE, -		48	- CP1
°0 —	2	47	— I <sub>0</sub>
0 <sub>1</sub> —	3	46	— ĥ
GND -	4	45	- GNC
0 <sub>2</sub> —	5	44	— 1 <sub>2</sub>
0 <sub>3</sub> —	6	43	- I <sub>3</sub>
v <sub>cc</sub> —	7	42	— v <sub>cc</sub>
0 <sub>4</sub> —	8	41	- 1 <sub>4</sub>
0 <sub>5</sub> —	9	40	- 1 <sub>5</sub>
GND -	10	39	- GNC
0 <sub>6</sub> —	11	38	- 1 <sub>6</sub>
0 <sub>7</sub> —	12	37	— 1 <sub>7</sub>
0 <sub>8</sub> —	13	36	- 1 <sub>8</sub>
°, —	14	35	- i <sub>9</sub>
GND -	15	34	- GNC
0 <sub>10</sub> —	16	33	- 40
0 <sub>11</sub> —	17	32	- h i
v <sub>cc</sub> —	18	31	- v <sub>cc</sub>
0 <sub>12</sub>	19	30	- 1 <sub>1 2</sub>
0 <sub>13</sub> —	20	29	- 4 3
GND -	21	28	- GNE
0 <sub>14</sub> —	22	27	— I14
0 <sub>15</sub> —	23	26	- 45
OE <sub>2</sub>	24	25	- CP2
-			-

## **Truth Tables**

	Inputs		Outputs	
CP1	OE <sub>1</sub>	I <sub>0</sub> —I <sub>7</sub>	0 <sub>0</sub> –0 <sub>7</sub>	
~	L	Н	н	
~	L	L	L	
L	L	х	O <sub>0</sub>	
Х	Н	Х	Z	
	Inputs		Outputs	
CP <sub>2</sub>	$\frac{\text{Inputs}}{\text{OE}_2}$	I <sub>8</sub> —I <sub>15</sub>	Outputs O <sub>8</sub> -O <sub>15</sub>	
CP <sub>2</sub>	<u> </u>	<b>I<sub>8</sub>–I<sub>15</sub></b> Н		
CP2 	OE <sub>2</sub>		0 <sub>8</sub> –0 <sub>15</sub>	
СР2  	OE <sub>2</sub>	Н	0 <sub>8</sub> –О <sub>15</sub> Н	

H = HIGH Voltage Level L = LOW Voltage Level


 $\begin{array}{l} X = \text{Immaterial (HIGH or LOW, control inputs may not float)} \\ Z = \text{High Impedance} \end{array}$ 

Z = High Impedance $O_0 = Previous O_0 before HIGH-to-LOW of CP$ 

**Functional Description** 

The 74ALVCH162374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each

flip-flop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP<sub>n</sub>) transition. With the Output Enable ( $\overline{OE}_n$ ) LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the high impedance state. Operations of the  $\overline{OE}_n$  input does not affect the state of the flip-flops.



## Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V
DC Input Voltage (V <sub>I</sub> )	-0.5V to 4.6V
Output Voltage (V <sub>O</sub> ) (Note 2)	–0.5V to V <sub>CC</sub> +0.5V
DC Input Diode Current (I <sub>IK</sub> )	
V <sub>1</sub> < 0V	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
V <sub>O</sub> < 0V	–50 mA
DC Output Source/Sink Current	
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA
DC V <sub>CC</sub> or GND Current per	
Supply Pin (I <sub>CC</sub> or GND)	±100 mA
Storage Temperature Range ( $T_{STG}$ )	$-65^{\circ}C$ to $+150^{\circ}C$

# $\label{eq:spectral_spectral} \begin{array}{l} \mbox{Recommended Operating} \\ \mbox{Conditions} (Note 3) \\ \mbox{Power Supply} \\ \mbox{Operating} & 1.65V to 3.6V \\ \mbox{Input Voltage} (V_{I}) & 0V to V_{CC} \\ \mbox{Output Voltage} (V_{O}) & 0V to V_{CC} \\ \mbox{Output Voltage} (V_{O}) & 0V to V_{CC} \\ \mbox{Free Air Operating Temperature} (T_{A}) & -40^{\circ}C to +85^{\circ}C \\ \mbox{Minimum Input Edge Rate} (\Delta t/\Delta V) \\ \mbox{V}_{IN} = 0.8V to 2.0V, V_{CC} = 3.0V & 10 ns/V \\ \mbox{Note 1: The Absolute Maximum Ratings are those values beyond which} \end{array}$

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I<sub>O</sub> Absolute Maximum Rating must be observed, limited to 4.6V. Note 3: Floating or unused control inputs must be held HIGH or LOW.

 $v_{cc}$ Symbol Parameter Conditions Min Max Units (V) 0.65 x V<sub>CC</sub>  $V_{\text{IH}}$ HIGH Level Input Voltage 1.65 - 1.95 2.3 - 2.7 v 17 2.7 - 3.6 2.0 VIL LOW Level Input Voltage 1.65 - 1.95 0.35 x V<sub>CC</sub> V 2.3 - 2.7 0.7 2.7 - 3.6 0.8  $I_{OH} = -100 \ \mu A$ V<sub>OH</sub> HIGH Level Output Voltage 1.65 - 3.6 V<sub>CC</sub> - 0.2  $I_{OH} = -2 \text{ mA}$ 1.65 1.2  $I_{OH} = -4 \text{ mA}$ 2.3 1.9  $I_{OH} = -6 \text{ mA}$ 2.3 1.7 V 3.0 24  $I_{OH} = -8 \text{ mA}$ 2.7 2  $I_{OH} = -12 \text{ mA}$ 3.0 2 VOL LOW Level Output Voltage  $I_{OL} = 100 \ \mu A$ 1.65 - 3.6 0.2  $I_{OL} = 2 \text{ mA}$ 1.65 0.45  $I_{OL} = 4 \text{ mA}$ 23 04  $I_{OL} = 6 \text{ mA}$ 2.3 0.55 V 3.0 0.55  $I_{OL} = 8 \text{ mA}$ 2.7 0.6  $I_{OL} = 12 \text{ mA}$ 0.8 3  $0 \leq V_{I} \leq 3.6V$ ±5.0 Input Leakage Current 3.6 μA I<sub>1</sub> **Bushold Input Minimum** V<sub>IN</sub> = 0.58V 1.65 25 I<sub>I(HOLD)</sub> Drive Hold Current V<sub>IN</sub> = 1.07V 1.65 -25  $V_{IN} = 0.7V$ 2.3 45  $V_{IN} = 1.7V$ 2.3 -45 μΑ  $V_{IN} = 0.8V$ 3.0 75  $V_{IN} = 2.0V$ 3.0 -75  $0 < V_O \le 3.6V$ 3.6 ±500  $0 \le V_O \le 3.6V$ 3-STATE Output Leakage 3.6 +10μΑ I<sub>oz</sub> I<sub>CC</sub> Quiescent Supply Current  $V_I = V_{CC}$  or GND,  $I_O = 0$ 3.6 40 μА  $V_{IH} = V_{CC} - 0.6V$ 3 - 3.6 750 Increase in I<sub>CC</sub> per Input μΑ  $\Delta I_{CC}$ 

3

## **DC Electrical Characteristics**


# 74ALVCH162374

## **AC Electrical Characteristics**

Symbol		$T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $R_L = 500\Omega$								
	Parameter	C <sub>L</sub> = 50 pF			C <sub>L</sub> = 30 pF			Units		
	Faialletei	$V_{CC}=3.3V\pm0.3V$		$V_{CC} = 2.7V$		$V_{CC}{=}2.5V\pm0.2V$		$V_{CC}=1.8V\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>CLOCK</sub>	Clock Frequency		150		150		150		100	MHz
t <sub>W</sub>	Pulse Width	3.3		3.3		3.3		4.0		ns
t <sub>S</sub>	Setup Time	1.9		2.2		2.1		2.5		ns
t <sub>H</sub>	Hold Time	0.5		0.5		0.6		1.0		ns
f <sub>MAX</sub>	Maximum Clock Frequency	150		150		150		100		MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.0	4.6		5.4	1.0	5.4	1.5	9.6	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.0	5.2		6.4	1.0	6.5	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.2	4.5		5	1.0	5.6	1.5	7.9	ns

# Capacitance

Symbol	Parameter		Conditions	<b>TA</b> = -	Units		
Symbol	Falanetei		Conditions	v <sub>cc</sub>	Typical	Units	
CIN	Input Capacitance	Control	$V_I = 0V \text{ or } V_{CC}$	3.3	3	pF	
		Data	$V_I = 0V \text{ or } V_{CC}$	3.3	6	р	
C <sub>OUT</sub>	Output Capacitance	$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF		
C <sub>PD</sub>	Power Dissipation Capacitance	Outputs Enabled	$f = 10 \text{ MHz}, C_L = 0 \text{ pF}$	3.3	31		
				2.5	28	pF	
		Outputs Disabled	$f = 10 \text{ MHz}, C_L = 0 \text{ pF}$	3.3	11	р	
				2.5	10		



74ALVCH162374

